Listings for jobs in signal integrity (SI), electromagnetic
compatibility
(EMC), and design engineering will appear on this page as a service to
those who visit this site. Listings for both job openings and
individuals
looking for jobs will be included. The service is free to individuals
who
would like to post their resumes or job requirements. I have not
personally checked out the information posted below and assume no
responsibility
for its accuracy or content.
You may try following the links below, even if months have passed since
the position was posted. Often new positions develop at companies and
agencies
that have not been posted yet.
Positions
Available
Posted September 7, 2009
GPS Source Scientist
GPS Source Inc., a market leader in GPS signal distribution products
invites applications for the position of Senior Scientist Engineer with
extensive experience in GPS/GNSS radio communication receivers and
signal processing technologies. A PhD in geomatics, RF, or
telecommunications engineering is highly desirable.
Demonstrated expertise in Global Navigation Satellite Systems (GNSS) is
required. Research expertise in one or more of the following areas is
desirable: CDMA signal processing and speed enhancements, GNSS software
receiver design and implementation, satellite, flight, and ground based
augmentation systems including, tight and ultra-tight GNSS-INS
integration, indoor use of GNSS, and advanced estimation and
optimization methods as applied to positioning and navigation. The
selected candidate must also have the capability and the flexibility to
teach these concepts and lead development engineering personnel.
The applicant is expected to develop a strong research program and
should be capable of attracting external funding for these research
activities. The ideal candidate would have at least 8 years of
job-related experience organizing and completing federal SBIR & BAA
solicitations with experience in government contracting environments.
Experience with Independent Research and Development (IRAD) either at a
government lab or as a member of a contractor team is highly desired.
Excellent communication, interpersonal, organizational and analytical
skills; working knowledge of word-processing and integrated software
applications is required.
Position requires some travel. US citizenship or permanent residence
status is required with the ability to obtain or maintain a current
Secret security clearance.
Primary Responsibilities:
- Research and technical leader to a R&D team with direct
responsibility for identifying new products and technologies consistent
with the corporation’s strategic initiatives.
- Identify and draft candidate SBIR, DARPA, BAA, etc. solicitations
that meet company’s core objectives. Manages the smooth
transition of existing solicitations through all SBIR phases
interacting with external government liaisons.
plus two other positions:
- Technical Sales Distribution and Marketing Manager (technical background required, 72 kB pdf file)
- Defense Business Development Manager (technical background required, 72 kB pdf file)
GPS Source
c/o Kiera Hatton
Executive Assistant
64 N Mission
Pueblo West, Colorado 81007
Phone 719-561-9520
Fax 719-565-0890
http://www.gpssource.com
khatton (at) gpssource.com
Posted April 2, 2009
Principal Engineer (Hardware)
The primary function is to provide
technical leadership in hardware design and support of Protection,
Control, Automation and Communication products for
electrical power systems. Lead hardware design for new product
development and enhancement of new products. International coordination
of activities relating to product development is essential.
Job Location: Allentown, Pennsylvania, USA
Click here for complete job description (20 kB pdf file)
Contact: Gail Gonnam
Phone: 954-825-0616
Fax: 954-755-5677
Address: 4300 Coral Ridge Drive
Coral Springs, Florida 33065
United States
Posted May 10, 2008
EMC Design Engineer - Mountain View, CA
The area: Platforms
Google's global deployment of custom-designed machines has created one of
the largest and most powerful computing infrastructures in existence:
cutting-edge innovation on a huge scale. The Platforms team designs and builds
the software, hardware, computing platform and networking technologies that
power all of Google's services.
The role: EMC Design Engineer
As an EMC Engineer in Platforms Engineering, you will play a key role in the
development of one of the world's most impressive computing infrastructures!
Your objective will be to collaborate closely with our Hardware Design Teams to
develop, test and qualify products to be compliant with the relevant worldwide
EMC standards and regulatory requirements. This will involve engaging with
various disciplines (Electrical, Mechanical, Thermal, Power etc) as early as
possible in the R&D cycle to ensure compliance by design rather than
retrofit at a later time. In addition you will be required to ensure all formal
product certification documentation and labeling is in place for all deployment
jurisdictions.
Responsibilities:
- Work closely with hardware
design teams and suppliers to understand new project architectures and
requirements and subsequently provide design input, develop test plans and
conduct compliance testing to extract key data to validate that all EMC
goals are met in accordance with the relevant regulatory standards and
specifications.
- Resolve complex non-compliant
issues by the most efficient and cost effective methods. Ensure findings,
risks and recommendations are clearly communicated to the various cross
functional teams.
- Co-ordinate the process of
formal certification and subsequently maintain high quality product
technical files and reports.
- Cultivate good working
relationships with customers, external suppliers, test labs and
manufacturing partners.
Requirements:
- Bachelor's degree in EE, or
equivalent. M.S. or PhD in EMC or related discipline desirable.
- A minimum of 8 years hands-on
EMC Design experience preferably with information Technology Equipment.
Strong technical background and analytical knowledge of EMC and high speed
design principles coupled with familiarity with a variety of software
modeling tools.
- Good general understanding of
hardware design constraints and tradeoffs and an ability to find cost
effective work-arounds where feasible. Ability to simultaneously
investigate multiple avenues to solve problems.
- Expert knowledge of
international standards and procedures related to obtaining worldwide
product certifications (e.g. FCC, CISPR, ICES, VCCI, etc.).
- Familiarity with test
equipment such as spectrum analyzers, oscilloscopes, LISN's, network
analyzers, current probes, etc.
- Excellent understanding of
product delivery lifecycles in a dynamic fast paced environment.
- Strong oral and written
communication and interpersonal skills.
URL for position: http://www.google.com/support/jobs/bin/answer.py?answer=77628
Please contact: todv at google.com
Tod Vanlandingham
Recruiter
Top 10 Reasons to work at Google?
http://www.google.com/jobs/reasons.html
Check out our jobs: http://www.google.com/intl/en/jobs/index.html
Why is Google the best place to work?
http://money.cnn.com/magazines/fortune/bestcompanies/2007/index.html?cnn=yes
http://money.cnn.com/magazines/fortune/bestcompanies/2008/snapshots/1.html
Posted Jan, 2008
Electro Magnetic Applications, Inc., in Lakewood, CO, has an opening for
a scientist or engineer to work in numerical and experimental aspects of
electromagnetic effects upon complex electronic systems, including lightning,
HIRF, EMR, static electricity, EMC and ionizing radiation. The successful
candidate should have a PhD or MS in Physics or Electrical Engineering with
experience in numerical modeling (FDTD, MOM, UTD) and EM measurement techniques.
The position includes the creation of EM analysis models from CAD systems. US
citizenship is required.
Dr. Rod
Perala
President
http://www.electromagneticapplications.com
Electro
Magnetic Applications, Inc.
PO Box 260263
Denver, CO USA 80226
Phone: 303 980 0070
Fax: 303 980
0836
or
7655 W.
Mississippi Ave.
Suite 300
Lakewood, CO USA
80226
Posted October 1, 2007
Optical Component Engineer
Responsibilities:
- Evaluate
optical components for parametric and qualification requirements.
- Manage
optical component vendors to deliver products meeting all Stratalight technical
requirements.
- Perform
in-house tests to validate vendor data.
- Provide
design improvement input to vendors as needed.
- Investigate
second sources for optical components.
- Perform
optical component vendor quality process audits.
- Evaluate
impact of optical component changes (PCNs) to Stratalight technical requirements.
Job Requirements:
- Optoelectronics
and passive optical device theoretical & practical experience, 5 years
minimum; 10+ years preferred. Optical communication system experience is a
plus.
- Lab validation
test skills – optical parametric testing
- Ability to
travel to vendor locations domestically and internationally. Travel
required is less than 10%.
- Experience
with Telcordia, Carrier, and OEM optical component qualification
requirements – GR-468, GR-1221, etc.
- Ability to influence
vendors to meet technical requirements.
- Excellent
communication and organizational skills.
- BSEE or
equivalent required. Advanced degree in optical engineering is preferred.
Send your resumes or questions directly to me. Relocation
expenses are possible for the ideal candidate.
Thanks,
Marko Radojicic
Manager, Qualifications and Regulatory
StrataLight Communications, Inc.
151 Albright Way
Los Gatos, CA 95032
mradojicic@stratalight.com
Desk: 408.385.3033
Posted October 1, 2007
Circuit Design Team Lead
Client Background
Our client specializes in high performance analog, mixed-signal and DSP's, with a focus on multimedia, industrial control, factory automation, radars, medical equipment, cellular phones and systems, broadband communications, automotive applications and digital cameras.
Job Description
Team Leader for Custom Circuit design team. Lead and design within a team to design and verify digital high speed data paths, I/O pads, and clock distribution circuits within the context of full chip assembly, including timing and power analysis. In additional to digital data path design, this leader should also be able to design and lead designs and verification of analog blocks such as phase-locked loops, clock circuits, crystal oscillator I/O drivers, Mixed Signal, and power regulator designs. Responsibilities include building effective relationships with other client sites doing circuit design.
The most important of all the circuit design skills is I/O pad design.
Required Skills
The team leader should be familiar with high speed I/O pad designs, such as DDR & Sdram, crystal oscillator. He should be familiar with design techniques to ensure high speed while minimizing switching power concerns due to inductance and IR drops. He should also be very familiar with ESD design constraints. If he does not have significant leadership experience he should be able to learn through a mentoring process with the current manager.
This design experience should include custom high speed digital data path circuit design, as well as other design experience in phase-lock loops, clock circuits and I/O pads. Must be familiar with device physics, transistor and gate level design, SPICE circuit simulation, CMOS layout, layout verification, and RC extraction for back annotation.
- Must be able to lead, work, and communicate well with other engineers and provide effective guidance to layout designers.
- Mixed Signal and Power Regulator design capability is highly desired. interest in learning these skills is required if there is no experience.
- Must be willing to travel domestically and internationally.
Education
At least have the equivalent of an BSEE degree and twelve years or an MSEE with a minimum of 10 years of experience in custom circuit design.
Work Schedule: Full-time
City, State, Country: Austin, TX USA
Please Respond to:
Ryan A. Roettges
Technical Recruiter
Ryanr@Veriseo.com
(512)740-0307
LOPS HR Solutions
Posted October 1, 2007
Analog Hardware Design Engineer
Fast-growing,
global company, located in the Raleigh area, has an exceptional opportunity for
an Analog Hardware Design Engineer who enjoys being part of a global team
focused on providing exceptional results in a cooperative atmosphere. Successful
candidates will have 5 years of prior development
experience in the design and analysis of analog circuits and systems and
possess strong analytical skills and a solid understanding of electronic
components and systems. Minimum requirements include BS in Electrical
Engineering with prior experience and competence with pSpice, schematic capture
and PCB layout tools, MathCad, circuit level simulation tools (i.e. Agilent
ADS), 3-D EM simulation tools (i.e. Ansoft HFSS).
Permanent
authorization to live and work in the U.S. is required.
For
confidential consideration, forward your resume, brief cover letter
highlighting relevant education and work experience to LOPS_HR@nc.rr.com
Software Design Engineer
Fast-growing,
global company has an exceptional opportunity for a Software Design Engineer
with strong leadership skills for their office located in the Triangle.
Successful candidates enjoy active participation in full life-cycle activities
of software development process including specification, architecture, design, and
verification. Most have strong communication skills to engage customers to
determine software product requirements and communicate software concept plans
with the development team, project manager and customers. Our client’s
culture supports employees as they take on new challenges and celebrates their
successes. Minimum qualifications include a BS degree in Computer Engineering
or Electrical Engineering or Computer Science and embedded software design
experience. Permanent authorization to live and work in the U.S. is required.
Additional
requirements:
- Development experience using 8-bit and 32-bit microprocessors.
- Demonstrated proficiency with C or C++
- Previous success with hardware-software integration in a lab environment.
Preferences:
- Familiarity and use of various operating systems such as Windows CE, Embedded
Linux, and VxWorks.
- Understand structured embedded software design and hardware-software
integration in a digital lab environment.
- Experience with multiple microprocessor architectures.
For
confidential consideration, forward your resume, brief cover letter
highlighting relevant education and work experience to LOPS_HR@nc.rr.com
Michele Langley
LOPS HR Solutions
Recruiter & HR Consultant
Tel: (919) 427-5671
Fax: (919) 341-5252
LOPS_HR@nc.rr.com
Posted June 2, 2007
Job Title: Sr. Electromagnetic Compatibility (EMC) Engineer
Company Overview: The Respiratory Group of Tyco Healthcare
consists of Nellcor and Puritan Bennett (NPB). Nellcor's pulse oximetry
and critical care solutions are used every day in healthcare
environments worldwide. Puritan Bennett has been a leading innovator
of mechanical ventilation and respiratory care devices for over 50
years. NPB has a future vision to excel in non-invasive monitoring of
new vital parameters, complete solutions to sustain critical patients
with respiratory impairment, and enhance practical solutions for home
diagnosis and management of chronic diseases. We are in the process of
moving our NPB headquarters to beautiful Boulder, Colorado. For more
information, please visit www.tycohealthcare.com
Position Summary:
Senior Electromagnetic Compatibility
(EMC) Engineer is responsible for supporting all relevant product lines
within the Respiratory division. Establish divisional EMC requirements
and policies as driven by external standards, and international
regulatory and internal requirements. Support the R&D staff on EMC
design and test activities. Shape the EMC function from a long term
perspective.
Minimum Requirements:
Bachelor’s degree in Electrical or Mechanical Engineering discipline. 8+ years of hands-on EMC design and
test engineering experience with direct experience obtaining EMC
compliance on products from the design phase until end of life.
Desired Skills:
- In depth understanding of all relevant EMC standards including IEC 60601-1-2, CISPR 11 and the IEC 61000-4-X series.
- Knowledge of FDA Quality System Regulations.
- Direct hands on experience with EMC emissions and immunity testing.
- Proficient in EMC design including PCB board, enclosure and power supply related topics.
- Able to troubleshoot EMC failures and provide specific solutions.
- Preferred Skills/Qualifications:
- IEC/ISO standards committee experience desirable.
- Excellent oral (including presentations) and written communication skills.
- Must be able to communicate succinctly to project teams and management.
- Able to apply extensive standards and EMC engineering expertise to products.
- Able to work in a team environment.
- French and/or Spanish language proficiency desirable.
For more information about these and other opportunities go to www.tycohealthcarecareers.com. Pull up jobs for Boulder, CO. Respiratory jobs are listed under Nellcor/Puritan/Bennett.
Recruiter Contact Information: Deborah.Cason@tycohealthcare.com, 303-305-2255
Posted January 3, 2007
Elliott labs in Sunnyvale and
Fremont, CA has job openings of various descriptions from time to time.
For the most current information go to:
http://elliottlabs.com/employment.htm
As of January 3,
2006 postions open include:
Posted June 4, 2006
This position has been taken, but may represent the kind of jobs that could open in the future at Cswitch.
Job Title: Systems
Design Engineering Manager
Description: Candidate
will lead the creation of reference designs for our chips, and
should have a background similar to the following:
- Systems Design
leadership; exposure to high speed issues
- High-speed communication
and memory interfaces
- Package design
experience with a strong understanding of signal integrity issues
- Strong supporting skills
such as software/firmware development.
- Logic design and
experience in networking solution is a plus
- MS or PhD with 10+ years
of experience preferred
Please contact:
Gordon LaVelle
Recruiter
Cswitch Corporation
http://www.cswitch.com
gordon@cswitch.com
Posted June 4, 2006
Req. #103498:
ESD Device/Design Engineer
Location:
Wilmington, MA, United States
Responsibilities:
Device level design of ESD structures and their integration into I/O
pad cells. Work with product design teams on proper chip level use of
same structures. Assist designers in chip/circuit-level I/O cell
analysis to exceed ESD requirements. Design of ESD product-like test
chips. Diagnosis of product ESD failures. Publish company wide ESD
design rules for new devices/processes and ESD cell libraries for
internal and/or external process technologies. Develop layout as well
as physical process, device and circuit simulation tools in cooperation
with other corporate departments to improve overall IC ESD robustness.
Requirements:
MS in Electrical Engineering or equivalent with a minimum of 5 years
experience or PhD. Solid background in semiconductor device physics and
IC process technology. Background in the field of ESD, to include ESD
Failure Analysis and ESD test methodology. Experience with CAD design
tools (Cadence schematic/layout or similar). Excellent verbal and
written communication/presentation skills. Teamwork Skills (team with
product lines worldwide).
Compensation:
Analog Devices offers a semiannual bonus plan to all employees and a
broad-based annual stock grant program.
Contact: To
apply, please send resume to:
HR-WWMFG
Wilmington
804 Woburn St.
Wilmington,MA 01887
Fax Number: 781-937-1012
HR-WWMFG@analog.com
http://www.analog.com/
Posted January 3, 2006
Sr. Power Systems Engineer
Job Summary:
Create power supply specifications, design reviews, test plans,
verification-qualification tests and test reports for power supplies.
Power supply and power systems testing and qualification for servers.
Identify potential problem
areas and recommend solutions to power supply vendors.
Essential Functions:
Our client company in Northern California is seeking an
experienced power electronics engineer with a BSEE and at least 5+
years experience with AC/DC and DC/DC converters, power factor
correction circuits, magnetic, feedback control systems, off-line,
isolated, N+1 redundant, hot swap, power supplies and power sequencing.
Familiarity and Experience with PCB design and layout, magnetic design
and optimization, safety and EMI compliance guidelines for such power
supplies is a plus. Experience in conducting and creating power supply
specifications, design reviews, test plans, verification-qualification
tests and test reports for power supplies in addition to at least 2+
years of power supply and power systems testing and qualification for
servers.
Identify potential problem areas and recommend solutions to our power
supply vendors. Strong written and verbal communication
skills;
Ability to meet project schedules.
Requirements:
At least 5+ years
experience with AC/DC
and DC/DC converters, power factor correction circuits, magnetic,
feedback control systems, off-line, isolated, N+1 redundant, hot swap,
power supplies and power sequencing. Experience in conducting and
creating power supply specifications, design reviews, test plans,
verification-qualification tests and test reports for power supplies.
At least two+ years of power supply and power systems testing and
qualification for servers.
Familiarity and experience with PCB design and layout, magnetic design
and optimization, safety and EMI compliance guidelines for such power
supplies is a plus.
Having participated in qualification of supplier production facilities
also a plus. This Engineering role will include broad aspects of
interaction with other development and manufacturing teams, as well as
with suppliers.
Education:
BSEE required; MSEE
preferred
Posted October 4, 2005
R & D ENGINEER - Design Compliance
Engineering
(3-6 month contract)
General Responsibilities:
Provide
electrical test, analysis and
design services in the Electro-Magnetic Compliance (EMC) area to
various product development groups on electronic audio and video
products. Assure product compliance with regulatory EMC standards.
Assist project development teams and DCE
Validation Engineers to establish EMC performance specifications. Work
together with electronic design engineers to address EMC compliance
failures through detailed circuit and root-cause analysis. Model and
analyze product designs, including PSPICE circuit analysis and
component selection. Develop new test methods and create test
procedures. Create regulatory EMC test reports and certificates.
Provide technical EMC leadership to
project teams and engineers within Research and Development. Provide
technical EMC guidance to other DCE engineers and technicians. Develop
processes, procedures, design standards and identify preferred design
practices.
Requirements:
Required
is a BSEE with 7-10 years'
experience in designing and developing analog and digital circuits.
Preferred EMC / RF experience in design and development of audio or
video electronics. Strong background required in EMC testing, analysis,
troubleshooting and reporting. Demonstration of excellent math skills
and problem solving abilities is required. An advanced degree, proven
experience with modeling software, DSP or acoustics is a
plus. Should
know global standards for compliance including Japan, US, EU, etc.
Angela Franchino
Engineering Recruiter
MAGIC Engineering
4600 South Ulster St. Suite 1350
Denver, CO 80237
Tel: 866-782-2570
http://www.magicorp.com
Updated September 1, 2005
Silicon Valley Technical
Institute is
a provider of certificate training programs and training courses
covering
various aspects of electronic design and manufacturing, computer,
communications
engineering, and Internet technology. SVTI is looking for expert
instructors
for the Silicon Valley's San Jose campus. For a list
Click Here.
Contact Name: Ali
Iranmanesh
Posted September 1, 2005
Circuit Design Engineer
Location: Longmont, CO (must be able to
work on-site)
Pay Rate: $75-100/hr (W-2 only please,
no 1099 or corp-to-corp)
Duration: 6-9 months +
Responsibilities:
- Insure electrical and timing performance of DDR2 interface
operating at 533MT/s.
- Create a pre-silicon model of DDR2 interface including:
- Clocking
from clock tree on die
- Pad
enable and control signals (including ODT)
- Power
distribution on die, package and PCB
- Bypass
capacitance on die, package and PCB
- Spice
model of I/O design
- Spice
model of package for signals and power
- Spice
model of board topology
- Model of
DIMM including actual I/O cell model of DDR2 device.
- SSO/SSN
effects
- Consult with I/O design engineers, board engineers, and
silicon
logic design engineers to provide optimal margining of DDR2 533MT/s.
- Develop timing analysis of DDR2 bus.
- Provide PCB routing constraints.
- Create plan to validate DDR2 electrical operation=20.
- Perform measurements to verify functionality of DDR2
interface on PCB.
- Model existing DDR I/O design behavior and correlate
observed lab results.
Qualifications:
A technology related Bachelor's degree or equivalent combination of
training and experience plus 7 years of related experience. A Master's
degree plus 5 years of related experience or a doctorate degree is
preferred.
Our client states that he really needs a Signal Integrity Engineer with
strong DDR interface analysis skills.
Please send resumes to
sreyes@volt.com
Volt Technical Services
Boulder, CO
www.volt.com
888-470-5952
Posted May 2, 2005
Senior Hardware Engineer
Location: Rochester, NY
Salary: $80 - 95K
Full Relocation provided
Description:
Design and develop
leading edge metrology and instrumentation products for advanced
technology applications in microelectronics manufacturing. Position
will encompass:
- DSP programming, Algorithm Development, C/C++, FPGA
Programming via VHDL.
- RF sampling and RF/Microwave network analysis and impedance
measurement.
- High speed analog to digital design, with Tolerance, Noise,
and Accuracy considerations.
Responsibilities will also
include:
- Verification of design margins through the using circuit
simulations and bench testing
- Improving design robustness using FMEA (failure modes and
effect analyses) and DFx (design for manufacturability, assembly, and
serviceability).
- Analysis of design variability for 4 statistical design
margin in manufacturing
- Documentation and explanation of designs to peer reviewers,
internal and external customers
- Oversight of test-to-specification and reliability
qualification tests
- Mentoring and technical leadership
Qualifications:
Minimum BSEE (or
relevant) and 5+ years of applicable experience. Desired skills include
DSP Programming, Algorithm Development, and FPGA Programming via VHDL.
Experience in RF metrology is a plus. Experience with circuit
simulation tools (e.g. SPICE, Agilent ADS, Microwave Office, etc). are
also desired.
Contact:
Thomas Moore - ASG
twm@asgmail.net
Tel: 585-249-9674
Posted April 3, 2005
ESD Applications Engineer
Summary of Duties and Required Experience
Support ADI design / application engineers in proper implementation of
ADI I/O solutions to meet customers’ applications and
environment. Develop / use advanced device / system
EOS/
EMI/RFI theory and model algorithms for product interactive behavior in
customers’ applications. Assist customers in proper
environment,
application, and manufacturing procedures to avoid EOS / EMI / RFI
product failures. Experience in component / system level EOS
/
EMI / RFI environments, shielding, customer implementation of I/O
solutions with proven EOS, ESD, EMI, and RFI standards performance is
desirable.
Specific
Responsibilities/Duties
Apply knowledge of ESD
test models, as
well as EMI and RFI principles, to recommend best practice system and
board level design in customer applications. Develop test methods to
simulate mimic board level ESD / EOS / EMI / RFI effects seen in
customer applications, and implement existing / develop new simulation
methods for these effects as needed. Work with external customers to
ensure proper EOS / ESD / EMI / RFI procedures and environments exist
for ADI products in customer systems. Assist in ESD / EMI / RFI audits
of customers and manufacturing / assembly sites where needed.
Participate in development of improved I/O cells meeting in-circuit EOS
/ EMI / RFI performance requirements as well as ESD robustness. Compile
a library of EOS / EMI / RFI-proven cells developed for various
customer applications to be used as a reference for ESD / EOS / EMI /
RFI by ADI product lines for future designs.
Previous Experience and
Education Required
MSEE with at least five
years
experience in board / system design, involving level ESD / EOS / EMI /
RFI issues. Board/system level design experience highly
desirable. Knowledge of Mfg / assembly ESD / EOS controls,
and
system level ESD / EMI / RFI test methods required. Use
knowledge
of EOS / EMI / RFI board simulation tools highly desirable
Contact:
Posted December 28,
2004
Intel Signal Integrity Opportunities:
Responsibilities:
Member of Validation Platform design team responsible for designing
validation platforms for the next generation IA-32 processors and
chipsets.
- Involved in the design, analysis and simulation of
high-speed bus
structures (very high speed serial and multi-drop parallel buses)
- Generating of models necessary to support these activities
- Participating in the generation of system wide interconnect
design guidelines
- Interfacing with other board designers, PCB layout
designers,
board fabricators and other Intel teams to help define the physical
aspects of an interconnect topology to achieve very aggressive (up to
1600MT/sec) data bus transfer rates while maintaining appropriate
signal integrity and timing margins
Qualifications:
You must possess a Master or a Bachelor of Science degree in Electrical
Engineering with more than one year of industry experience.
Additional qualifications include:
- Experience with signal integrity and microwave transmission
line theory (both frequency and time domain)
- Experience with signal integrity analysis tools and logic
design
- Lab experience related to high-speed buses and device I/O
- Knowledge and experience with highspeed processor busses
and/or Gbit serial bus signaling and protocol
Positions Available In
The Following Locations:
- Folsom, CA
- Hillsboro, OR
- Santa Clara, CA
- DuPont, WA
Current Requirements:
To be considered for the positions you must have one of the following
Worker Status Classifications; US Citizen or National;
Permanent
Resident; Refugee; Granted Asylum; or Temporary Resident.
Candidates without one of these classifications will not be considered.
Closing Statement:
At Intel, we are committed to equal employment opportunity. We respect,
value and welcome diversity in our workforce, as well as in our
customers, our suppliers and the global marketplace. Intel also values
being a great place to work and strives to maintain a safe and
drug-free workplace. Accordingly, Intel conditions all offers of
employment on satisfactory completion of a drug screen (where allowed)
and a background check. Intel does not accept resumes from headhunters
or suppliers that have not signed a formal fee agreement. Our supplier
base is limited to specific hiring needs. Therefore, any
resume
received from an unapproved supplier will be considered unsolicited,
and Intel will not be obligated to pay a referral fee.
Contact:
Posted December 28, 2004
Electromagnetic Environment Effects Engr - Melbourne/Palm Bay, FL -
GCSD06031025
Description:
Electromagnetic Environment Effects
Engr. Education: BA/BS or equivalent required and 9+ years of
applicable experience.
Responsibilities:
Provide EMI/EMC, TEMPEST,
and HEMP analysis, design,
and test guidance for the development of communications hardware.
Provide input to technical and cost proposals. Generate or provide
input to control plans, test plans, and test procedures. Support
EMI/EMC/TEMPEST/HEMP testing of hardware and systems. Support multiple
projects/programs.
Qualifications:
Must have experience as
Electromagnetic Environmental Effects Engineer.
Position requires experience with the technical requirements contained
in MIL-STD-188-125, MIL-STD-461/462/464, and NSTISSAM TEMPEST. Position
requires that candidate be a self-starter with strong interpersonal and
communication skills. Candidate must be able to work well in team
environment. Knowledge of Electromagnetic effects CAE tools is a plus.
This position requires a security clearance or the ability to obtain
one. Current security clearance is a plus.
Steve Terlep
Senior Recruiter
HARRIS Employment Center
Office: 321-724-3985
email:
sterlep@harris.com
http://www.employment.harris.com
Posted December 28, 2004
Position:
- Define product requirements and specifications, together
with customers, based on applicable standards
- Design
and develop consumer RF circuits and subsystems, with an emphasis on
broadband cable and terrestrial reception utilizing low-cost design
methodologies
- Perform and support product and subsystem characterization
- Modeling and simulation of designs for tuner systems and
subsystems
- Direct support of customer designs using our RF components
and sub systems
Requirements:
- Ability to design, develop and test complete consumer RF
products based on system requirements
- Experience in design methodologies for low-cost,
high-volume products
- Thorough knowledge of RF system testing and analysis using
state-of-the-art equipment
- Thorough understanding of RF circuit behavior including
noise, distortion and stability
- Familiarity
with system analysis, including distortion, cascaded NF, level diagrams
and input/output intercept points; the ability to simulate such system
behavior and implement in hardware
- Define product requirements and specifications, together
with customers, based on applicable standards
- Modeling and simulation of designs for tuner systems and
subsystems
- Support customer products and subsystem characterization
- Familiarity with design tools such as EagleWare, ADS,
Microwave Office, System View, Matlab or Mathcad
James M. Leggett
Technical Recruiter
Advanced Communication Solutions
15851 Dallas Parkway Suite 335
Addison, Texas 75001
Phn: 972-392-9230 ext.7916
Fax: 972-392-9255
www.acsdallas.com
jleggett@acsdallas.com
Updated February 1. 2004
R. Gordon Shaw posts available job openings in test engineering,
electronic design, signal integrity, technical management, and other
related positions
on their company website. Click on the logo above, or this address: